PyQdeck LogoPyQdeckSubjectsSyllabusBlog
Back to the 2022 paper

Module 4: Memory Organization

20222m

(j) The DMA controller has ____ registers.

(i) 4
(ii) 2
(iii) 3
(iv) 1

Search GoogleAsk AI
Worked SolutionAI Assisted

Answer: (iii) 3

Explanation:
Standard DMA controller (e.g., Intel 8237) has 3 main registers per channel:

  1. Address Register - holds starting address of memory block (source/destination)
  2. Word Count Register - number of words/bytes to transfer
  3. Control/Status Register - direction, mode (burst/cycle stealing), enable

Some descriptions count 4 including Data Buffer register, but classic exam answer is 3 registers.

Similar questions

MICROPROCESSORSThe 8051 has how many I/O ports? (i) 1 (ii) 4 (iii) 2 (iv) 520252mMICROPROCESSORSI2C uses how many lines? (i) 1 (ii) (iii) 2 (iv) 820252mMICROPROCESSORSThe number of hardware interrupts in 8051 is? (i) 2 (ii) 3 (iii) 4 (iv) 520232mMICROPROCESSORSHow many flags does 8085 microprocessor has? (i) 4 (ii) 5 (iii) 6 (iv) 320222m
Previous(i) The situation wherein the data of operands are not available is called (i) data hazard (ii) stock (iii) deadlock (iv) structural hazardNext(a). List and briefly define the main structural components of a computer.
Official AppAndroid App

PYQDeck for Android

Solve BEU previous-year exam papers anywhere, anytime. Fast search, offline paper viewing, and step-by-step solutions designed specifically for your phone.

Get on Google Play