(j) The DMA controller has ____ registers. (i) 4 (ii) 2 (iii) 3 (iv) 1 — PYQDeck

PyQdeckBEU PYQ Archive Subjects

Back to the 2022 paper

Module 4: Memory Organization

20222m

(j) The DMA controller has ____ registers.

(i) 4
(ii) 2
(iii) 3
(iv) 1

Search Google Ask AI

Similar questions

COMPUTER ORGANIZATION & ARCHITECTUREHow does a DMA controller work? Explain with an example.201514m COMPUTER ORGANIZATION & ARCHITECTUREWith neat block diagram, explain how DMA controller is initialized for DMA data transfer.201614m COMPUTER ORGANIZATION & ARCHITECTUREExplain the use of DMA controllers in a computer system with a neat diagram.201414m COMPUTER ORGANIZATION & ARCHITECTUREWhat is Direct Memory Access (DMA)? Explain. Give the block diagram of circuitry required for direct memory access.20197m

Previous(i) The situation wherein the data of operands are not available is called (i) data hazard (ii) stock (iii) deadlock (iv) structural hazard Next(a). List and briefly define the main structural components of a computer.