Back to the 2021 paper
Similar questions
COMPUTER ORGANIZATION & ARCHITECTUREWhat do you mean by interrupt-initiated I/O?20162mCOMPUTER ORGANIZATION & ARCHITECTUREWhich of the following I/O transfer methods involves the CPU polling the device until data is read? i) DMA ii) Interrupt-driven I/O iii) Program-controlled I/O iv) Asynchronous I/O20242mCOMPUTER ORGANIZATION & ARCHITECTUREWhich of the following holds data and processing instructions temporarily until the CPU needs it? * (i) ROM * (ii) Control unit * (iii) Main memory * (iv) Coprocessor chip20192mCOMPUTER ORGANIZATION & ARCHITECTUREExplain in detail daisy-chain priority interrupt.201514m
PreviousWhat is the bit transmitting or receiving capability of mode 1 in serial communication? (i) 8 bits (ii) 10 bits (iii) 11 bits (iv) 12 bitsNextWhat can be the oscillator period for the multiplication operation of A and B in accordance to 16-bit product especially in B : A registers? (i) 12 (ii) 24 (iii) 36 (iv) 48