Back to the 2022 paper
Similar questions
COMPUTER ORGANIZATION & ARCHITECTUREThe sequence of events that happen during a typical fetch operation is - (i) PC → MAR → Memory → MDR → IR - (ii) PC → Memory → MDR → IR - (iii) PC → Memory → IR - (iv) PC → MAR → Memory → IR20197mCOMPUTER ORGANIZATION & ARCHITECTUREWhat is the first step in the instruction execution cycle? (i) Decode (ii) Fetch (iii) Execute (iv) Store20242mMICROPROCESSORSExplain how the address and data information is separated on the address data pins of 8085 microprocessor during the instruction fetch and execution stages.20237mCOMPUTER ORGANIZATION & ARCHITECTUREThe unit responsible for fetching, decoding, and executing instructions is: (i) ALU (ii) Memory Unit (iii) Control Unit (iv) I/O Unit20252m
Previous\(c\) The alternate way of writing the instruction, ADD #5, R1 is (i) ADD [5],[R1]; (ii) ADDI 5,R1; (iii) ADDIME 5,[R1]; (iv) There is no other wayNext(e) For converting a virtual address into the physical address, the programs are divided into (i) pages (ii) frames (iii) segments (iv) blocks
Official AppAndroid App
PYQDeck for Android
Solve BEU previous-year exam papers anywhere, anytime. Fast search, offline paper viewing, and step-by-step solutions designed specifically for your phone.