Back to the 2021 paper
Similar questions
COMPUTER ORGANIZATION & ARCHITECTURE(3). Consider a hypothetical 32-bit microprocessor having 32-bit instructions composed of two fields—the first byte contains the opcode and the remainder the immediate operand or an operand address. (a) What is the maximum directly addressable memory capacity (in bytes)? (b) Discuss the impact on the system speed if the microprocessor bus has— i) a 32-bit local address bus and a 16-bit local data bus, or ii) a 16-bit local address bus and a 16-bit local data bus. \(c\) How many bits are needed for the program counter and the instruction register?202214mCOMPUTER ORGANIZATION & ARCHITECTURERegisters R1 and R2 of a computer contain the decimal values 1200 and 4600. What is the effective address of the memory operand in each of the following instructions? - (i) Load 20(R1), R5 - (ii) Add –(R2), R520142mCOMPUTER ORGANIZATION & ARCHITECTURETwo's complement representation is primarily used for: (i) Signed integers (ii) Instruction opcodes (iii) ASCII characters (iv) Floating point numbers20252mCOMPUTER ORGANIZATION & ARCHITECTUREExplain one-, two- and three-address instruction with suitable examples.20197m
PreviousWhat can be the oscillator period for the multiplication operation of A and B in accordance to 16-bit product especially in B : A registers? (i) 12 (ii) 24 (iii) 36 (iv) 48NextWhich operation is performed by stack pointer during its incremental phase? (i) Push (ii) Pop (iii) Return (iv) All of the above