PyQdeck LogoPyQdeckSubjectsSyllabusBlog
Back to the 2019 paper

Module 4: Memory Organization

20192m

The minimum time delay between the initiations of two independent memory operations is called

  • (i) access time
  • (ii) cycle time
  • (iii) transfer rate
  • (iv) latency time
Search GoogleAsk AI
Worked SolutionAI Assisted

Answer: (ii) Cycle time

  • Access time = time between initiation of read/write operation and completion (data available).
  • Cycle time = minimum time delay between initiations of two successive independent memory operations. It = access time + recovery/recharge time needed for memory to recover before next access (e.g., DRAM precharge).
  • Always cycle time ≥ access time.

Hence delay between initiations of two independent operations is cycle time. So option (ii) cycle time is correct. Other options: transfer rate = bytes/sec, latency = delay to first bit.

Similar questions

Operating System______ is the time required to move the disk-arm to the desired track. (i) Seek time (ii) Rotational Latency (iii) Access time (iv) Waiting time20222mCOMPUTER ORGANIZATION & ARCHITECTUREThe average memory access time for a machine with a cache hit rate of 90% where the cache access time is 10 ns and the memory access time is 100 ns is * (i) 55 ns * (ii) 45 ns * (iii) 90 ns * (iv) 19 ns20192mOPERATING SYSTEMThe time to move the disk arm to the desired cylinder in hard disk is known as (i) rotational latency (ii) seek time (iii) positional time (iv) disk time20232mCOMPUTER ORGANIZATION & ARCHITECTUREA computer with cache access time of 100\,ns, a main memory access time of 1000\,ns, and a hit ratio of 0.9 produces an average access time of (i) 250\,ns (ii) 200\,ns (iii) 190\,ns (iv) None of these20232m
PreviousThe average memory access time for a machine with a cache hit rate of 90% where the cache access time is 10 ns and the memory access time is 100 ns is * (i) 55 ns * (ii) 45 ns * (iii) 90 ns * (iv) 19 nsNextIn case of vectored interrupt, interrupt vector means * (i) the branch information from the source which interrupts the system * (ii) an address that points to a location in memory where the beginning address of the I/O service routine is stored * (iii) Both (i) and (ii) * (iv) None of the above
Student FinanceWeb Platform

Pocketly — Personal Finance for Students

Keep your hostel and college expenses under control. Track accounts, log spending in seconds, and stay within your monthly budget.

Open Pocketly