Back to the 2022 paper
Similar questions
MICROPROCESSORSShow the results of the following: (i) ``assembly MOV A, #35H ANL A, 0FH ` (ii) `assembly MOV A, #04H ORL A, 03H ` (iii) `assembly MOV A, #54H XRL A, A ` (iv) `assembly CLR C MOV A, #26H RRC A ``202214mCOMPUTER ORGANIZATION & ARCHITECTUREDesign a 4-bit carry-look ahead adder and explain its operation with an example.20237mMICROPROCESSORSExplain the data transfer instructions and arithmetic instructions with few examples.20206mCOMPUTER ORGANIZATION & ARCHITECTUREExplain the architecture of x86 processors. Discuss its registers, addressing modes, and instruction format.20257m
PreviousList and briefly explain five important instruction set design issues.NextA non-pipelined processor has a clock rate of 2.5 GHz and an average CPI (cycles per instruction) of 4. An upgrade to the processor introduces a five-stage pipeline. However, due to internal pipeline delays, such as latch delay, the clock rate of the new processor has to be reduced to 2 GHz. (a) What is the speedup achieved for a typical program? (b) What is the MIPS rate for each processor?
Official AppAndroid App
PYQDeck for Android
Solve BEU previous-year exam papers anywhere, anytime. Fast search, offline paper viewing, and step-by-step solutions designed specifically for your phone.