Let a be the percentage of a program code that can be executed simulta

Back to the 2022 paper

Module 2: x86 Architecture, CPU Control, I/O, Memory System Design

202214m

Let a be the percentage of a program code that can be executed simultaneously by $n$ processors in a computer system. Assume that the remaining code must be executed sequentially by a single processor. Each processor has an execution rate of $x$ MIPS.

(a) Derive an expression for the effective MIPS rate when using the system for exclusive execution of this program, in terms of $n$ , $\alpha$ , and $x$ .

(b) If $n=16$ and $x=4$ MIPS, determine the value of that will yield a system performance of 40 MIPS.

Search Google Ask AI

Similar questions

COMPUTER ORGANIZATION & ARCHITECTURE### 3. A program runs on a 10 GHz CPU with the instruction mix and corresponding clock cycle count as given in the table: | Instruction type | Clock cycle count | Instruction count | | ---------------- | ----------------- | ----------------- | | Control transfer | 5 | 5000 | | Data transfer | 4 | 4000 | | Floating point | 2 | 2000 | | Integer | 1 | 1000 | --- ### Determine the following: - (a) CPI - (b) Execution time - $c$ MIPS rate for program201414m COMPUTER ORGANIZATION & ARCHITECTUREA non-pipelined processor has a clock rate of 2.5 GHz and an average CPI (cycles per instruction) of 4. An upgrade to the processor introduces a five-stage pipeline. However, due to internal pipeline delays, such as latch delay, the clock rate of the new processor has to be reduced to 2 GHz. (a) What is the speedup achieved for a typical program? (b) What is the MIPS rate for each processor?202214m OPERATING SYSTEMThe CPU utilization when the system is ______ (i) timesharing (ii) thrashing (iii) multiprocessing (iv) None of the above20232m Computer NetworksA pure ALOHA network transmits 200-bit frames on a shared channel of 200 kbps. What is the throughput, if the system (all stations together) produces (i) 1000 frames per second and (ii) 500 frames per second?20217m

PreviousA computer has 16 registers, an ALU with 32 operations, and a shifter with 8 operations, all connected to a common bus system. (i) Formulate a control word for micro-operation. (ii) Show the bits of the control word that specify the micro-operation R4 \leftarrow R5 + R6.