PyQdeck LogoPyQdeckSubjectsSyllabusBlog
Back to the 2024 paper

Module 4: Memory Organization

20242m

A computer with 32-bit wide data bus uses 1K, X, and 8 static RAM memory chips.
What is the smallest memory that this computer has?
a) 12K
b) 10K
c) 8K
d) 16K
e) 24K

Search GoogleAsk AI
Worked SolutionAI Assisted

Answer: Theoretically 4K bytes (4 chips) → among given options (c) 8K is closest listed; ideal answer 4K

Explanation:
Chip: 1K×81K \times 8 bit = 1KB, 8-bit wide.
CPU bus: 32-bit wide → need 32/8=432/8 = 4 chips in parallel per word to match width.

  • One row (4 chips): 1K×321K \times 32 bit = 4KB
  • This is smallest feasible memory (must be multiple of 4 chips to fill bus).

Given options list 12K/10K/8K/16K/24K (no 4K), the smallest listed option that satisfies 4-chip grouping and is ≥4K is c) 8K (2 rows of 4 chips = 8KB). If 4K were listed it would be exact answer. Some textbooks directly answer 4K for this configuration.

Similar questions

COMPUTER ORGANIZATION & ARCHITECTURE(3). Consider a hypothetical 32-bit microprocessor having 32-bit instructions composed of two fields—the first byte contains the opcode and the remainder the immediate operand or an operand address. (a) What is the maximum directly addressable memory capacity (in bytes)? (b) Discuss the impact on the system speed if the microprocessor bus has—     i) a 32-bit local address bus and a 16-bit local data bus, or     ii) a 16-bit local address bus and a 16-bit local data bus. \(c\) How many bits are needed for the program counter and the instruction register?202214mCOMPUTER ORGANIZATION & ARCHITECTUREHow many 128×8 bit RAMs are required to design 32 k x 32 bit RAM? - (i) 512 - (ii) 128 - (iii) 1024 - (iv) 3220192mCOMPUTER ORGANIZATION & ARCHITECTUREHow many 128x8 bit RAMs are required to design 32 kx 32 bit RAM? (i) 512 (ii) 128 (iii) 1024 (iv) 3220232mMICROPROCESSORSWhich type of memory in 8051 is bit-addressable? (i) Entire RAM (ii) Register bank (iii) 16 bytes of internal RAM from 20H to 2FH (iv) Entire ROM20242m
Previous__________________ Addressing mode directly specifies the operand within the instruction. i. Direct addressing ii. Indirect addressing iii. Immediate addressing iv. Indexed addressingNextDescribe the instruction execution cycle in a CPU. Explain some key features of the x86 architecture
Student FinanceWeb Platform

Pocketly — Personal Finance for Students

Keep your hostel and college expenses under control. Track accounts, log spending in seconds, and stay within your monthly budget.

Open Pocketly