What kind of triggering configuration of external interrupt intimate(s

Back to the 2021 paper

Module 2: The 8051 Architecture

20212m

What kind of triggering configuration of external interrupt intimate(s) the signal to stay low until the generation of subsequent interrupt?
(i) Edge-triggering
(ii) Level triggering
(iii) Both (i) and (ii)
(iv) None of the above

Search Google Ask AI

Similar questions

MICROPROCESSORSExplain the various external interrupt signals in 8051.20207m COMPUTER ORGANIZATION & ARCHITECTUREExplain different types of interrupts.20152m COMPUTER ORGANIZATION & ARCHITECTUREExplain in detail daisy-chain priority interrupt.201514m COMPUTER ORGANIZATION & ARCHITECTUREWhat do you mean by interrupt-initiated I/O?20162m

PreviousWhich version of MCS-51 requires the necessary connection of external clock source to XTAL2 in addition to the XTAL1 connectivity to ground level? (i) HMOS (ii) CHMOS (iii) CMOS (iv) All of the above NextWhich lines are utilized during the enable state of hardware flow control in DTE and DCE devices of RS232? (i) CD and IR (ii) DSR and DTR (iii) RTS and CTS (iv) None of the above