PyQdeck LogoPyQdeckSubjectsSyllabusBlog
Back to the 2023 paper

Module 3: Pipelining

20232m

A pipeline stage

(i) Is sequential circuit
(ii) Is combination circuit
(iii) Consists of both sequential and combinational circuit
(iv) None of these

Search GoogleAsk AI
Worked SolutionAI Assisted

Answer: (iii) Consists of both sequential and combinational circuit

Explanation: A pipeline stage typically contains combinational logic (ALU, adder) to perform operation and sequential elements (pipeline registers/latches) to hold intermediate results between stages and synchronize with clock. Hence it is not purely sequential or purely combinational.

Similar questions

COMPUTER ORGANIZATION & ARCHITECTUREThe performance of a pipelined processor suffers if (i) The pipeline stages have different delays (ii) Consecutive instruction are dependent on each other (iii) The pipeline stages share hardware resources (iv) All of these20232mDIGITAL ELECTRONICSWrite the difference between combinational and sequential circuits.20232mCOMPUTER ORGANIZATION & ARCHITECTUREIn case of pipelining processor, loop buffer is * (i) very high speed memory maintained by the instruction fetch stage * (ii) very high speed memory maintained by the instruction decode stage * (iii) very high speed memory maintained by the instruction execute stage * (iv) None of the above20192mCOMPUTER ORGANIZATION & ARCHITECTUREPipeline speedup ideally increases with: (i) Number of control units (ii) Size of RAM (iii) Number of pipeline stages (iv) Size of cache20252m
NextA direct mapped cache memory with n blocks is nothing but which of the following set associative cache memory originations (i) 0-way set associative (ii) 1-way set associative (iii) 2-way set associative (iv) n-way set associative
Official AppAndroid App

PYQDeck for Android

Solve BEU previous-year exam papers anywhere, anytime. Fast search, offline paper viewing, and step-by-step solutions designed specifically for your phone.

Get on Google Play