Back to the 2023 paper
Similar questions
COMPUTER ORGANIZATION & ARCHITECTUREWhat is meant by pipelining? Why do we require instruction pipelining? Explain its working procedure. Discuss the pipeline performance measures.201614mCOMPUTER ORGANIZATION & ARCHITECTUREIn case of pipelining processor, loop buffer is * (i) very high speed memory maintained by the instruction fetch stage * (ii) very high speed memory maintained by the instruction decode stage * (iii) very high speed memory maintained by the instruction execute stage * (iv) None of the above20192mCOMPUTER ORGANIZATION & ARCHITECTUREExplain two techniques for enhancing the performance of computers with multiple execution pipelines.20227mCOMPUTER ORGANIZATION & ARCHITECTUREBriefly explain the conflicts in instruction pipeline.20162m
PreviousA direct mapped cache memory with n blocks is nothing but which of the following set associative cache memory originations (i) 0-way set associative (ii) 1-way set associative (iii) 2-way set associative (iv) n-way set associativeNextA computer with cache access time of 100\,ns, a main memory access time of 1000\,ns, and a hit ratio of 0.9 produces an average access time of (i) 250\,ns (ii) 200\,ns (iii) 190\,ns (iv) None of these
Official AppAndroid App
PYQDeck for Android
Solve BEU previous-year exam papers anywhere, anytime. Fast search, offline paper viewing, and step-by-step solutions designed specifically for your phone.