Back to the 2023 paper
Similar questions
COMPUTER ORGANIZATION & ARCHITECTUREPipeline speedup ideally increases with: (i) Number of control units (ii) Size of RAM (iii) Number of pipeline stages (iv) Size of cache20252mCOMPUTER ORGANIZATION & ARCHITECTUREExplain two techniques for enhancing the performance of computers with multiple execution pipelines.20227m Compiler DesignExplain how instruction scheduling helps in pipeline optimization. Discuss how rearranging instructions improves performance and reduces stalls in pipelined architectures. Illustrate with an example.20247mCOMPUTER ORGANIZATION & ARCHITECTUREExplain the basic concepts of pipelining, including speedup and throughput. Discuss pipeline hazards.20257m
PreviousA direct mapped cache memory with n blocks is nothing but which of the following set associative cache memory originations (i) 0-way set associative (ii) 1-way set associative (iii) 2-way set associative (iv) n-way set associativeNextA computer with cache access time of 100\,ns, a main memory access time of 1000\,ns, and a hit ratio of 0.9 produces an average access time of (i) 250\,ns (ii) 200\,ns (iii) 190\,ns (iv) None of these