Back to the 2024 paper
Similar questions
COMPUTER ORGANIZATION & ARCHITECTUREWhich technique is used to handle data hazards in pipelining? a) Increasing memory size b) Instruction scheduling c) Parallel processing d) Increasing clock speed20242mDesign & Analysis of AlgorithmsWrite short notes on: Branch and bound technique20197mCOMPUTER ORGANIZATION & ARCHITECTUREThe performance of a pipelined processor suffers if (i) The pipeline stages have different delays (ii) Consecutive instruction are dependent on each other (iii) The pipeline stages share hardware resources (iv) All of these20232mCOMPUTER ORGANIZATION & ARCHITECTUREWhat are hazards in pipeline architecture? Explain its types with suitable examples.20197m
PreviousWhich of the following I/O transfer methods involves the CPU polling the device until data is read? i) DMA ii) Interrupt-driven I/O iii) Program-controlled I/O iv) Asynchronous I/ONextWhich of the following is *NOT* a type of parallel processor architecture? a) SIMD b) MIMD c) SISO d) Multi-core