Back to the 2016 paper
Similar questions
COMPUTER ORGANIZATION & ARCHITECTUREHow many ROM chips are required to produce a memory capacity of 4096 bytes? How many address lines are required to access the 4096 bytes? How many of these addresses will be common to all these chips?201714mCOMPUTER ORGANIZATION & ARCHITECTUREHow many 128×8 bit RAMs are required to design 32 k x 32 bit RAM? - (i) 512 - (ii) 128 - (iii) 1024 - (iv) 3220192mCOMPUTER ORGANIZATION & ARCHITECTUREHow many 128x8 bit RAMs are required to design 32 kx 32 bit RAM? (i) 512 (ii) 128 (iii) 1024 (iv) 3220232mCOMPUTER ORGANIZATION & ARCHITECTUREA 4-way set associative cache memory unit with a capacity of 16 KB is built using a block size of 8 words. The word length is 32 bits. The size of the physical address space is 4 GB. Find the number of bits for TAG, SET, and WORD fields in the address generated by CPU.20237m
PreviousWhat do you mean by cache coherence problem?NextBriefly explain the conflicts in instruction pipeline.
AI LearningWeb Platform
Coursify — Personal AI Course Generator
Struggling with a difficult subject or concept? Turn any engineering topic into a structured course with interactive lessons, quizzes, and research-backed explanations.